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1. INTRODUCTION
1.1. Wireless Transceivers
Modern day society is characterized by the extensive use of electronic devices
in every aspect of our life. Among the multitude of electronic devices thatwe use
wireless devices occupy a special place. This is because wireless devices deliver the
promise of "information at any place, any time". From cellular phones to hand
held GPS devices, from satellite broadcast television to wireless localarea networks
(WLANs) we see wireless technology delivering that promise.
At the heart of most of these wireless devices is a radio consisting ofa trans-
mitter and a receiver. The rapidly growing demand for portable communication
devices has greatly increased the effort to obtain a monolithic solution to the prob-
lem of radio integration. To meet this goal the radio must be realizedas a single
chip with both the transmitter and receiver on that chip anda minimum number
of external components. The chip in this case is calleda transceiver. A few of the
advantages of this approach are:
Reduction of the overall cost of a product by reduction in the cost of external
components, assembly and packaging.
Lower power consumption due to reduced parasitics.
Reduction in form factor.
Design flexibility, signals stay on chip.2
There is a lot of effort to realize this radio integration especially in silicon CMOS
technologies. The rationale being that CMOS technology is an inexpensive and high
yield process which also lends itself to the integration of RF, analog and digital
circuitry more easily than other processes like silicon-bipolar and GaAs. However
there are a number of issues to be resolved before a single chip CMOS radio becomes
a commercial reality. A few of these issues are:
Passive components especially inductors fabricated in CMOS processes suffer
from poor quality (Q) factors, limiting the circuit performance [1].
CMOS substrates are neither insulating nor semi-insulating. This leads to
sensitive analog circuitry being corrupted by switching in the digital circuitry
through substrate coupling. Coupling from the digital portions of the chip to
the analog and RF portions also occurs through the electro-static discharge
(ESD) protection circuitry which is connected to all the bond pads andruns
around the periphery of the chip [2].
Scaled CMOS processes are suitable for RF applications due to the availability
of fast transistors. However, the maximum allowed supply voltages when using
these processes are low. This inherently limits the dynamic range of the system.
There are a few considerations regarding the single chip radio which are not related
to the semiconductor process but to the architecture used to implement the radio.
These will be discussed in the next section.
This thesis is concerned with the design of integrated low noise amplifiers
(LNAs) which are one of the key building blocks of radio receivers.Section 1.2
discusses some radio receiver architectures and the role of the LNA in these archi-
tectures. Section 1.3 describes how the system level issues affect the LNA design.
This helps in developing an appreciation of the fact that successful radio design de-3
pends on a thorough understanding of the system as well as circuit level issues and
the relation between them.
1.2. Radio Receiver Architectures
Any radio receiver can be thought of as having three main functions. First,
it must be able to recover the desired signal which usually is very weak from the
medium over which the signal has been transmitted. Second, it must be able to do
the above in the presence of strong interfering signals, i.e., it must be able to reject
interfering signals in the adjacent channels and further away in the electro-magnetic
spectrum. Third, it must use power economically which is important for portable
applications [3].
The ability of a receiver to extract the desired signal in the presence of strong
interfering signals is called its selectivity. On the other hand the minimum signal
level that the receiver can detect with an acceptable signal-to-noise ratio (SNR)
is called its sensitivity [4].Selectivity and sensitivity are the main performance
factors that drive various architectural innovations in radio design. Cost is another
important factor.
1.2.1. Heterodyne Architecture
The heterodyne architecture is the most widely used architecture today. It
is especially used in cellular applications where high performance is required. A
representative receiver is shown in Fig. 1.1. As shown in Fig. 1.1 the signals received
by the antenna are first filtered by a band select filter. This filter is fairly wide-band
and typically its bandwidth includes the entire spectrum ofa particular wirelessAntenna
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Figure 1.1. A representative heterodyne receiver.
standard. To appreciate the need for a wide-band filterup front consider the problem
of selecting a 30 kflz channel directly with a filter centered at 900 MHz. TheQ
factors required would be in the range i0-io.The next block in the receiver
chain is the LNA. The function of the LNA is to amplify the desired signal (usually
in the jV range) adding minimum noise in the process and rejecting interferersto
the maximum extent possible. A number of system level issuesgovern the design
of low noise amplifiers and will be discussed in Section 1.3.The next block in
the chain is the image reject filter. The problem of the image isa serious one in
heterodyne architectures and is discussed in detail in [4]. It is worthmentioning that
the image reject filter is usually a passive, external component. The blocksfollowing
the image reject filter down convert the signal and perform partial channelselection
at progressively lower center frequencies [4]. This relaxes the Q requirement of each
filter and helps the heterodyne architecture achievea very high selectivity. The
heterodyne receiver does not lend itself to integration easily because of theneed for5
a number of external components. Also the large number of components needed
increase the cost of the system. Despite these factors heterodyne architectures are
still the dominant ones in use today because of their superior performance.
1.2.2. Homodyne Architecture8
This architecture is also called a zero IF architecture because the RF spec-
trum is directly converted to baseband. A representative receiver is shown in Fig. 1.2.
As we can see from Fig. 1.2 the number of components in the RF chain is much
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Figure 1.2. A representative homodyne receiver.
smaller when compared to the heterodyne architecture. Also there isno image re-
jection and there are no IF band pass filters which reduces the number of external
components. Thus, the homodyne architecture is conceptually well suited for inte-
grated systems. The performance of this architecture is, however, limited by several
factors. These factors are discussed in detail in [4]. One factor that deserves mention
here is that of the local oscillator (LO) leakage to the antenna and the mixer input
because it also affects the LNA design directly. This effect is due to the imperfectBaseband
LNADown Conversion
LPF Baseband
signal .4-.'
I Channel To
AntennaLO" .(OLO1 Select
Leakage Filter
Figure 1.3. LO leakage to mixer leads to self mixing and results in saturation of
circuits downstream. LO leakage to antenna causes interference in other channels.
isolation that exists between the LO and RF ports of a mixer and the LO andan-
tenna. This imperfect isolation is due to substrate and capacitive coupling and is
illustrated in Fig. 1.3. The signal that leaks through from the LO to the mixer input
leads to self mixing and results in a DC component at the mixer output. The leaked
signal is usually much larger than the desired signal. This leads to saturation of
circuits downstream, thus preventing the amplification of the desired signal. The
LO leakage to the antenna causes interference in other channels.
1.3. The LNA in a Wireless Environment
Several system level issues affect the design of the LNA. A solid understanding
of system level issues is critical to good LNA design. A few of these issuesare:
The LNA is the first gain block in the receiver. Therefore, its noise figure (NF)
directly adds to that of the receiver. The concept of NF is treated in detail in
Chapter 2. It is sufficient to state at this point that the LNA must minimize
its intrinsic noise.7
The LNA receives its input from the band select filter. This input consists
of the weak desired component as well strong interfering signals. Thus, the
LNA has to be linear. Otherwise the large interferers can get mixed and these
intermodulation products can appear in the signal band degrading the SNR.
This effect is shown in Fig. 1.4.
nterferers Nonlinear
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Figure 1.4. Effect of third order nonlinearity in the LNA. The interferers get mixed
and the resulting intermodulation products appear in the signal band.
The gain of the LNA is also affected by system level issues. A small gain
degrades the NF of a system while a large gain degrades its linearity. Thus,
the optimal gain is usually based on the criteria of maximizing the dynamic
range of the system.
The issue of DC offsets in homodyne receivers require the LNA to havevery
good reverse isolation characteristics. Also LO leakage occurring from theos-
cillator to the antenna is primarily suppressed by the LNAreverse isolation
characteristics. Good reverse isolation characteristics are also needed for sta-
bility of the LNA since any signal leaking from the output back to the input
can potentially cause instability.8
The LNA takes its input from the band select filter.This filter is usually
external and passive. Thus, the LNA needs to present the filter with a 5Ol
resistance to ensure proper operation of the filter. Very often this impedance
does not correspond to the one needed to achieve the lowest noise and tradeoffs
need to be considered. In case of the heterodyne architecture the LNA needs
to drive an impedance of 50Q due to the image reject filter. This further leads
to tradeoffs between NF, stability and power requirements.
1.4. Thesis Outline
The focus of this thesis is on the design of LNAs with ESD protection. ESD
protection circuitry is an integral part of all commercial chips.Static discharges
can occur during machine assembly or human handling of ICs. These discharges can
damage ICs irreversibly and render it useless. The ESD protection circuitry protects
the IC from these discharges thereby increasing the reliability and life ofan IC. Since
ESD structures affect critical LNA design specifications like input matching, noise
figure (NF) and gain, it is important that their effects be accounted for in the design.
Designing an LNA without considering the ESD protection is not realistic since all
commercial chips require ESD protection on them. The chips designed in this thesis
are also packaged in a standard package. This makes the designs in this thesis very
similar to commercial designs.
Chapter 2 of this thesis discusses various noise sources present in the MOS-
FET with an emphasis on the sources relevant to LNA design. The classical two-port
noise theory is then described. The Chapter ends with a brief description of the in-
put third-order intercept point (11P3), a commonly used metric for linearity in LNA
design.9
Chapter 3 begins with a general discussion on various LNA architectures and
an evaluation of their noise behavior. A detailed discussion on the reasons for the
popularity of the inductively source degenerated LNA topology follows.Classical
two-port noise theory and the optimization technique in [5] are the tools used for
this discussion.
Chapter 4 deals with on-chip spiral inductors in silicon. Factors affecting the
quality (Q) factor of an on-chip spiral inductor are discussed. Modeling of these
inductors is also discussed briefly. Finally a tool developed to optimize the Q factor
of a given inductor in a given technology is presented.
Chapter 5 presents an analysis that accounts for the effect of standard ESD
structures on critical LNA specifications of NF, input matching and gain. Design
techniques are also proposed for designing LNAs with ESD protection.
Chapter 6 describes the details of the design and layout of the LNAs. Prac-
tical issues and problems that arose during the design and layout of the LNAs and
the techniques used to circumvent them have been outlined in detail in this chapter.
Chapter 7 presents measurement results. A comparison of the performance
of the LNAs designed in this thesis with recently published LNAs is also presented.
Chapter 8 provides conclusions and future work.10
2. NOISE AND NON-LINEARITY
2.1. Introduction
The modern wireless communication environment is very "hostile" [4]. This
means that desired signals are often in the pV range when the radio receives them
and they are accompanied by strong interferers that are adjacent. The radio must
be sensitive enough to detect these signals while rejecting the interferers and amplify
them suitably for further signal processing. The fundamental factor that limits the
sensitivity of a radio is noise. Noise in an integrated circuit (IC) is generated from
the active components and resistors (including the resistors which are a part of the
models for on-chip inductors and capacitors) present in the ICs.Since the focus
of this thesis is on CMOS LNAs, this chapter deals with the various noisesources
present in the MOSFET. The classical two-port noise theory is also discussed which
is helpful in understanding some of the noise optimization techniques used for LNA
design. Non-linearity is then discussed as it presents an upper limit to the dynamic
range of the receiver.
2.2. Thermal Noise
The origin of thermal noise is attributed to the random motion of charge
carriers in a conductor which can be thought of as a randomly varying current
that gives rise to a random voltage [6].The spectrum of thermal noise is found
to be proportional to the absolute temperature and for all practicalpurposes is
independent of frequency. For a resistor the one-sided power spectral density (PSD)
of thermal noise is given as:
J2
=4kTR, f0, (2.1)11
where, k is the Boltzmann constant, T is the absolute temperature in degrees Kelvin
and R is the resistance value in ohms.
2.2.1. MOSFET Channel Thermal Noise
MOSFETs can be thought of as voltage-controlled resistors which implies
that they exhibit thermal noise due to the random motion of electrons in the channel.
It can be shown that for MOSFETs the channel noise, also called the drain current
noise, is governed by the equation [7]:
md4kT7gj4f, (2.2)
whereg0is the drain-source conductance at zeroVDS.For circuit analysis purposes
this drain noise can be modeled as a current source connected between the drain
and source of a MOSFET as shown in Fig. 2.1. The coefficient'y has a value of 2/3
=4kTg0f jnd
Figure 2.1. Drain thermal noise in a MOSFET.
for long-channel devices in saturation. For short-channel devices the value of'y can
be considerably larger than unity [8]. This excess noise is due to the heating of the
charge carriers because of the high electric fields in short-channel devices.12
2.2.2. Physical Gate resistance noise
The gate of a MOSFET is made of polysilicon which exhibits finite resistivity,
thus contributing noise. This noise contributer is usually modeled as a resistance in
series with the gate of a MOSFET. A low noise design must aim to minimize this
noise as it does with the other noise sources. The common approach is to break
the MOSFET into a number of smaller sections which are connected in parallel [9].
However, this also increases the drain and source capacitances which could affect
the circuit adversely. More about this tradeoff will be said in Chapter 6. The value
of the resistance in series with the gate is given by [10]
R0W
Rgate
3n2L
(2.3)
where R0 is the sheet resistance of the polysilicon gate material, n is the number of
MOSFET sections and W and L are the width and length of the MOSFET, respec-
tively. The factor 1/3 appears due to the distributed nature of the gate resistance
[10]. This expression is valid when the MOSFET layout has only one-sided contacts.
If both sides of the gate are contacted then the factor becomes 1/12 [5].
2.3. Induced Gate Noise
When the MOSFET channel is inverted, fluctuations in the channel charge
will induce a physical current in the gate due to capacitive coupling [5].Also at
high frequencies the impedance looking into the gate of a MOSFET is no longer
purely capacitive (as it is at low frequencies). This change in the impedance at high
frequencies is accounted for by adding a conductance in parallel withC98[5]. A gate
noise model that accounts for both these effects is shown in Fig. 2.2 [11]. The noise
current irepresents the induced gate current due to channel charge fluctuations.13
0
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Figure 2.2. Gate noise model.
The conductanceg9represents the deviation of the input impedance of the MOSFET
from its purely capacitive nature. Mathematically iandg9can be represented as
[11].
i =4kTög9Lf, (2.4)
g9 = , (2.5)
5gd0
where ö is the coefficient of gate noise. It is equal to 4/3 for long-channel devices
and may be larger for short-channel devices. Note that the PSD of the gate noise
varies as w2. An equivalent and more intuitive approach recasts the gate noise terms
as white noise and the equivalent circuit is shown in Fig. 2.3 [5]. Mathematically,
s
r9 cgs
Figure 2.3. Intuitive gate noise model.v and r9 can be represented as [5].
14
= 4kTär9zf, (2.6)
1
r9 = (2.7)
59do
The gate noise is partially correlated with the drain noise. Thiscan be expected
since the origin of the gate noise is the channel (drain) current. The correlation
coefficient is given by [11]
c 0.395j (2.8)
The value of 0.395j is exact only for long channel devices. The gate noisenow can
be treated as a sum of two componentsone correlated and the other uncorrelated
[5].
-s--4kT6g9(1c)+4kTög9jc2 (2.9) Lf
Uncorrelated CorreLated
2.4. Substrate Resistance Noise
The substrate material between the MOSFET body and ground hasan effec-
tive resistance and generates thermal noise. This thermal noise effectivelymodulates
the body of a MOSFET resulting ina drain noise component given by[6]
2
nd,sub4kTRsUb9nbf. (2.10)
whereR8bis the effective resistance of the substrate between the MOSFET body
and ground. To minimize the contribution of this noisewe must ensure thatR3b
has a small value. This is most commonly achieved by surroundingthe MOSFET
with a sufficient number of substrate taps.15
2.5. Flicker Noise
Flicker noise in electronic devices is also called 1/f noise because its spectral
density increases without any limit as the frequency decreases. Several mechanisms
are believed to generate flicker noise in MOSFETs [7]. The most commonly cited
mechanism is that due to trapped charges. There are a lot of high energy states at
the interface between the bulk silicon and the oxide due to defects and impurities.
These high energy states tend to trap and release charges randomly giving rise to
flicker noise. A common expression used to model the flicker noiseas a voltage
source in series with the gate of a MOSFET is [4]
K
(2.11)
COXWLf
whereKis a process dependent constant. Flicker noise is not a concern in narrow
band LNAs working in the RF range.
2.6. Two-Port Noise Theory
Classical two-port noise theory deals with system noise models whichare
helpful in developing noise optimization techniques. Beforewe discuss the theory in
detail, the concepts of noise factor and noise figure (NF) must be understood.
2.6.1.Noise Factor and Noise Figure
Noise factor and noise figure are common terms used to characterize the noise
behavior of RF systems. The definition of noise factor is
SNR1
Noise factor = (2.12) SNR'16
where SNR2and SNRare the signal-to-noise ratios at the input and output of
the system, respectively. The term noise figure is defined as
Noise figure = 101og10(Noise factor), (2.13)
Henceforth, we shall use the term noise figure (NF) which is expressed in decibels
(dB) to mean both the noise factor and noise figure. The NF ofa system is a
measure of how much degradation in SNR a signal undergoes as it passes through
the system. If a system introduces no noise then the NF of a system is 0 dB. If
the system introduces some noise then SNRis less than SNR and the NF is
greater than 0 dB. Note that if the input signal is free from noise then NF= 00.
This situation however does not arise in practice because the antenna noise always
corrupts the incoming signal.
If there are N blocks that are in cascade ina system then the NF for the
whole system is given by [16]
NF2-1NF3-1 NFN-1 NF =NF1+
A1+
A1A2++fJNlA'
(2.14)
where NF2is the NF of thethgain stage and A is the available power gain of the
thgain stage. It is assumed that all gain stages are matched. It is clear that the
NF of the system is primarily dependent on the NF of the first few blocks.
2.6.2. Noise Figure Optimizationofa Two-Port
Consider a linear noisy two-port that is driven bya noisy source as shown
in Fig. 2.4 [6].This noisy two-port can also be representedas a noiseless two-port
as shown in Fig. 2.5.In this case all the noise generated within the two-port is
represented by two input equivalent noise generators. Itcan be proved that these
two noise noise generators are necessary and sufficient to represent the noise of17
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Figure2.4.Noisy two-port.
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Figure2.5.Noiseless two-port.
any linear two-port [12). The representation in Fig. 2.5 helps in understanding the
effect of the source admittance on the overall noise performance of the system. The
expression for NF based on the representation in Fig.2.5is given by [6]
Z+ mn+'8CnI2
NF=8- (2.15)
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The assumption in the above equation is that the source noise is uncorrelated with
the two input noise generators. Assuming thateand iare correlated with each
other we write ias
c+ (2.16)
where iis correlated witheand i,is not. Further i may be expressed as
(2.17)18
where Y is a constant and is known as the correlation admittance. Combining Eqs.
(2.15), (2.16) and (2.17) the NF becomes
i+IY+Y3I24 NF=l+ - (2.18)
S
For each of the noise sources in the above equationwe can assume an equivalent
thermal noise resistance/conductance given by
Rnn(2.19)
4kT/f'
G (2.20)
4kTLf'
G (2.21)
4kTLif'
Combining Eqs. (2.19), (2.20), (2.21) and (2.18) the NF becomes
NF 1+
G + [(Ge + G3)2 + (B + Bs)2]Rn
(2.22)
G5
where we have written Y= G +jB.Eq.(2.22)allows us to find the conditions for
minimizing the NF. Setting
_F= 0, and = 0 we obtain
B5 = B = (2.23)
+ G = (2.24)
Thus, to minimize the NF the source susceptance should equal the negative ofthe
correlation susceptance and the source conductance should equal the value in Eq.
(2.24). We could follow a similar procedureas outlined above and work in the
impedance domain rather than in the admittance domain. In thiscase the optimum
source impedance(R+ jX)that minimizes NF is the final goal. is the
optimum source resistance and Xis the optimum source admittance. Optimum19
noise performance is obtained whenR3= andX5 =X. For convenience we
shall work in the impedance domain rather than the admittance domain. The above
procedure is a general one and can be applied to any linear two-port. Particularly,
we can apply it to the MOSFET and the BJT taking into account all their internal
noise sources. The values of the optimum source impedance for a BiT are given in
Table 2.1 [13].In Table 2.1rbis the base resistance, C, is the input capacitance
BJT
sJg((1+2gmrb)/I3o)+rbw2C (2gm +rb'4'2C)
g/I3o+w2C,
xopt k(1+1)-atRF
Table 2.1. BJT optimum source impedance.
and 13o is the current gain at DC. The values of the optimum source impedance for
a MOSFET are given in Table 2.2 [11], [13]. The value X is obtained by " wC98
MOSFET
1!Th_
/g0yö(1_c2)
wCg8 V 5D2
xopt
0.83
:;; D
1
(gocigmgdoR))
D +(ö/5)g 2jcjgmgdo.%/y(8/5)
Table 2.2. MOSFET optimum source impedance.20
assuming 'y =2/3, 64/3, Ym/9do 1and c =0.4.We shall use these in Chapter
4for the analysis of LNA architectures.
2.7. Linearity
Linearity sets the upper bound on the dynamic range of a receiver. Since the
LNA receives strong interferers along with the weak desired signal, it must exhibit
sufficient linearity such that the small-signal operation is not hampered even in
the presence of these interferers. The most commonly used measure of linearity
is called the input third-order intercept point (11P3).In Fig. 2.6 we take a non-
signa'sNonlinear
LNA
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1M3 products
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Figure 2.6. 1M3 generation due to third order non-linearity.
linear amplifier (for convenience we assume only3rdnon-linearity) and apply two
equal strength signals which are closely spaced in frequency. The signalpowers
are such that the amplifier is not compressed. At the output we see the amplified
version of the two input signals and also two other signals, called the third-order
intermodulation(1M3)products. If we start increasing the power of the input signals
(P), we observe that the1M3power at the output (P')also increases, in fact three
times faster than the output signal power(Ph)on a logarithmic scale. This is shown21
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Figure 2.7. 11P3 calculation.
in Fig. 2.7. As we keep increasing the input signal power, at some point the output
signal power (P) is compressed and no longer increases linearly. If we extrapolate
the input signal power curve that is still in the linear portion and the power of the
1M3 products in their linear portion, the two curves meet at a point. This point is
called the third-order intercept point (1P3). 1P3 projected on the input power axis
is called the input referred 1P3 or 11P3.22
3. ANALYSIS OF LNA ARCHITECTURES
A critical function of the LNA is to present a 5Oimpedance to the band
select filter. This is important for two reasons. Firstly, if the band select filter is not
terminated in its characteristic impedance which is in most cases 5Ol, the filter's
functionality is severely affected. Secondly, for maximum power transfer to the LNA
a 5Ol termination is needed. As we have seen in Chapter 2 the NF of a LNA is
a critical parameter in determining the noise performance of a receiver chain. To
minimize the NF while presenting an input impedance of 5Ois one of the primary
goals of LNA design. We start our LNA architecture survey by looking at topologies
that can give us an input match of 5Osince this is a critical LNA requirement and
also evaluate their noise properties.
3.1. Common Source Amplifier
One of the simplest ways of providing a 5Ol input impedance is to add
a shunt resistor of 5Oto the gate of a MOSFET as shown in Fig. 3.1.This
Figure 3.1. MOSFET with a shunt resistor.23
configuration however, attenuates the incoming signal by half and theadded resistor
itself contributes noise. Both these factors raise the noise figureto very high levels.
If we ignore the gate noise, the noise figurecan be shown to be equal to
47__1 NF-2+--- (3.1)
YmRs
where a= Observe that this configuration also does notposses a zero input
reactance. One way to provide a zero input reactance is to adda gate inductor
to the MOSFET to cancel the capacitive input reactance. In additionwe can add
a 5Oresistor to this inductor to make the input impedance equalto 50ft This
topology is shown in Fig.3.2.Again ignoring the gate noise, the noise figure of this
R
R1 L8
zin
Figure3.2.MOSFET with a series inductor and resistor.
configuration can be shown to be
NF=1+ (3.2)
In case of a matched condition, the NF reducesto3dB. If the gate noise is included
the noise figure will be still higher. This value ofthe noise figure is still quite high
for many applications.24
3.2. Common Gate Amplifier
This topology makes use of the fact that the impedance looking into the
source of a MOSFET is 1/9mat low frequencies.If we could adjust the bias and
device characteristics such that 1/gm= 5Othen our purpose is achieved. Fig. 3.3
shows a representative amplifier of this topology. The inductor L tunes out C93
1
Zfl=g
Figure 3.3. A common gate amplifier.
and C3bat the frequency of operation and makes the input impedance purely 50ft
The NF neglecting the gate noise can be shown to be equal to
NF=1+1 (3.3)
The value of the NF in the long-channel limit is 2.2 dB. If short-channel effects and
the gate noise are included then the noise figure will be much higher.
3.3. Amplifiers with Inductive Degeneration
All the above configurations except the common gate topology suffer from
NF degradation due to noisy resistors in the signal path [6]. The topology shown in25
Fig. 3.4 allows us to provide a resistive input impedance without the use of resistors
[6]. The resistanceR9is due to the physical polysilicon gate. The value of L3is
L9
r-H
¶1
= R9 + WTL3
1
+--+s(L8+L9)
50Q by design
Figure 3.4. Inductively degenerated MOSFET.
chosen such that the real part of the input impedance is equal to 5Ol and the input
reactance is cancelled with the help of L9. Note that the assumption here is that
both L3andLgare lossless and consequently do not degrade the NF. Thus, the use
of high quality off-chip inductors or bond-wires is common in LNA designs using
this topology.
We have now tackled the issue of providing a5Oinput to the band-select
filter. Remember that this 5Ol value is fixed, i.e., the source impedanceseen by the
LNA is not a design variable. The next task is to provide an optimum noise match
as predicted by the two-port noise theory. The optimum noise matching condition in
the impedance domain is given as R3= andX8 =X. In this case since the
source impedance is fixed at50 + jO,the condition implies that must be made
equal to 50Il and must equal 0. The X0,,tvalues in Table 2.1 and Table 2.226
are clearly non-zero. The question that naturally arises is whether it is possible
to optimize the LNA for noise matching. Theoretically, the answer is 'yes'. Both
the BJT and the MOSFET can achieve near optimum noise matching. The
of both types of devices can be made equal to 5Ol by proper choice of device size.
Then Xcan be transformed to zero with the help of the inductor network shown
in Fig. 3.4 without affecting the value of This means thatL3andL9can be
used to simultaneously match the input impedance and noise, a unique property of
this topology. It is not surprising then that this architecture has become the most
popular one today for the implementation of narrow-band LNAs.
Even though, theoretically both the BJT and the MOSFET can achieve near
optimum noise and input matching simultaneously, only the BJT can achieve this
matching within practical limits of power consumption andarea. Certain unique
properties of the BJTs make this possible. We will discuss these properties briefly
and then discuss the design procedure for a BJT common-emitter amplifier with
inductive emitter degeneration in Section 3.3.1.Finally, we will discuss the de-
sign procedure for a MOS common-source amplifier with inductive degeneration in
Section 3.3.2.
3.3.1. Common Emitter Amplifier with Inductive Degeneration
If we plot the NFminof a BJT device on the y-axis and the collector current
density of the device on the x-axis, then the minimum NF is achieved fora particular
current density called the optimal current density, whose value is quite low [14]. This
is shown in Fig. 3.5 [14]. Note that the minimum NFmjnfor a BJT device is achieved
at a much lower value of current density than for a MOS device. This implies that
low-power and low noise design can be done simultaneously in thecase of a BJT.z
LI.z
BJT
MOS /
- s_/MOSOpbmal current dens
\..____.-" A_-'
4....BJT Optimal current density
CURRENT DENSITY
(Log scale)
27
Figure 3.5.NFminas a function of collector/drain current density for a BJT and
MOS device.
Another unique property of the BJT is that theNFmjnand the optimal current
density are practically independent of the emitter length of the devices [14]. We will
shortly see how this property is useful.
The BJT LNA design begins with the selection of a device that meets the
specifications for a particular NF and power consumption. From different BJT device
curves similar to Fig. 3.5, we choose that device whoseNFmznand optimal current
density is commensurate with our NF and power requirements. Then the emitter
length of the selected device is adjusted such that the of the device becomes
equal to 5O[14]. Note that theNFmjand optimal current density are unaffected
by this adjustment, a unique and useful property of the BJT device. Details of this
invariance of theNFmjnand optimal current density with emitter length can be
found in [14]. This brings us to the stage illustrated in Fig. 3.6(a). Note thatwe
have written X -, this is a fairly good approximation at RF and can be seen
from Table 2.1. Also observe that= X. Now we add an emitter inductorR1= r
R09 5Oby design --
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Figure 3.6. Procedure for simultaneous input and noise matching of a BJT device.
L to match the real part of the input impedance to Zo = 50Q.
Zo
Le
WT
(3.4)
It can be shown that, if lossless,Ldoes not alter the value of [14].This
is an important property of this architecture that allows simultaneous noise and
impedance matching. However, the values of X and X2are altered and are given
by [14] [15].
Xapt WTLe,Xin = + WTLe (3.5)
This brings us to the stage illustrated in Fig. 3.6(b), both R2and have been
designed to be 50ft Observe thatLeaffects both Xand X2equally but with a
difference in sign. Therefore, we still have X= X2.Finally we add an inductor
Lbat the base of the device such that the input reactance of the device becomes
zero. This also transforms the Xvalue to zero, since,Lbalso affects bothX0tand equally but with a difference in sign [14].
Lb
w2CL. (3.6)
The final noise and impedance matched device is shown in Fig. 3.6(c). We started
with X = X in Fig. 3.6(a). The addition of each inductor affects both X2
and Xin the same way except for a difference in sign. This results in Xbeing
equal to Xj, throughout the design process and ultimately when we design for
X20, Xalso reduces to zero. Had we started with X2,,X, we would not
have been able to achieve the simultaneous noise and impedance match. This will
become clear once we discuss the MOS amplifier in section 3.3.2.
3.3.2. Common Source Amplifier with Inductive Degeneration
Unfortunately, the first part of the procedure outlined above for the BJTs,
i.e., the scaling of the device to make = 50Q is not practical for MOSFETs.
The main hindrance is that the device size which makes the equal to 5Ois
very large. A simple calculation from [6] shows the device size required to be 4mm.
Not only is the area of this device very large but the power it would require would
be impractical. It has been suggested that by breaking the device intoa multi-finger
structure and using an optimum finger width the can be considerably reduced
[15]. However, there are no measured results and nothing is mentioned aboutthe
power consumption in [15].Also, as seen from Table 2.2 X2,but the
difference is small.It is the noise resistance matching that hurts the MOSFET
noise optimization rather than the noise reactance matching. Another interesting
observation made from Fig. 3.5 is that the MOSFETs showa high optimal current
density point unlike the BJTs. Thus, to obtaina low NFminconsiderable power has
to be dissipated.30
From the above discussion it seems that the power consumption must be
kept in mind when trying to decide the device size to optimize for noise. Indeed
such an optimization technique has been proposed in [5]. The aim of the technique
can be summarized as follows. Given a constraint on power consumption, select a
device that minimizes the noise [6]. Only certain key elements of this techniqueare
presented here, the details can be found in [5]. The NF equation according to the
two-port noise theory is given as
NF = NFmin + [(G3Gopt)2 + (B3 - Bopt)2]. (3.7)
For simplification we assume thatB3 Even though this is not exactly true for
MOSFETs, as shown in [5] this assumption does not affect the noise optimization.
The NF now is given as
NF = NFmjn + [(G3-Gopt)2]. (3.8)
The authors in [5] reformulate Eq. (3.8) in terms of power consumption,over drive
voltage of the device and other physical device parameters. Then, they minimize
Eq. (3.8) with respect to the fixed power constraint and obtainan optimum device
size, which is the goal of the optimization technique. A representative procedure is
shown in Fig. 3.7. The first stage shown in Fig. 3.7(a) differs from the BJTcase. In
the BJT case is set to 50to minimize the noise in accordance with the classical
two-port theory. For MOSFETs the optimization technique in [5] rather than the
classical two-port noise theory is used to set the device size toa specific value
which is typically not 50Q. Although the device will not havea NF close toNFmin,
under the given constraints of power it possesses the best noise characteristics. Note
that X X2,in the case of MOSFETS. The value of X can be obtained from
Table. 2.2 as The procedures in Fig. 3.7(b) and (c) are similar to theones for
the BJTs, i.e., these procedures transform the input impedance to 50+ jO without31
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Figure 3.7. Noise and impedance matching procedure for a CMOS LNA.
affecting Observe that Xis not transformed to exactly zero due to the initial
mismatch between Xand X2. However, this has much less effect on the noise
behavior of the device as compared to the deviation of from 50Q.4. ON-CHIP SPIRAL INDUCTORS
Inductors perform a variety of functions in RF circuits and as such are a
critical component in most RF blocks. In both oscillators and LNAs the inductor
is a part of the tank circuit which tunes the output to a particular frequency. For
LNAs this output tuning to the desired frequency is shown in Fig. 4.1. Inductors
are also used in impedance matching circuits as discussed in Chapter 3. The push
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Figure 4.1. Inductor tuning for a bandpass output response.
towards higher and higher integration in recent years has increased the demand
for on-chip spiral inductors. The performance of RFICs in a number of cases is
determined by the quality factor (Q) of these on-chip inductors. For example in
integrated oscillators, the spectral purity of the output is heavily influenced by the
Qof the inductor and a highQis needed to achieve low phase noise.In LNAs,
higher theQof the inductor at the output, higher the gain of the amplifier. If an33
inductor has been used in the input of the LNA then its Q influences the NF of the
LNA.
4.1. Modeling of On-chip Spiral Inductors
Accurate electrical modeling of the on-chip spiral inductor is critical for RFIC
design, both in terms of predicting the circuit behavior accurately and in terms of
providing insight as to how the inductor quality affects the circuit. The layout of a
simple inductor is shown in Fig. 4.2. The top layer of metal is used to realize the
Figure 4.2. Layout of a typical on-chip spiral inductor.
spiral and a second level of metal through an under-pass is used to give access to
the second port of the device. Often two or more metal layers are used in parallel
to reduce the resistance of the metal traces and hence lower the losses.
Inductors that are constructed in standard CMOS processes suffer from poor
Q factors, limiting the circuit performance. The definition of Q in the most generalterms can be given as
Q=w
Energy stored
Average power dissipated
34
(4.1)
The poor Q in integrated inductors is mainly due to the energy losses in the semi-
conducting substrate and the metal resistance. To understand these losses and to
quantify them we need an electrical model for the inductor. A popular model called
the 'pi' model is shown in Fig. 4.3 [17]. This model is fairly accurate for substrates
L R
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Figure 4.3. Representative inductor model.
which are lightly doped (with resistivity more than 1. cm) and frequencies that
are not more than 2-3 GHz [17] [18]. These conditions are met for the LNA designs
in this thesis, hence the 'pi' model has been used for the design. In Fig. 4.3, L8
represents the spiral inductance. R8is the series metal resistance of the spiral. R3
is strongly affected by the skin effect and eddy currents in the substrate. In our
case only the skin effect is of importance and the eddy current effect is negligible
due to the resistivity of the substrate used. The R3value is typically much greater
than the DC resistance of the spiral symbolizing the energy loss due to the skin
effect. C0represents the oxide capacitance between the spiral and the substrate.
R5represents the energy losses in the silicon substrate.35
4.2. Designing High Q Inductors
From the discussion above it is clear that highQinductors are needed for high
performance RFICs. Typically, approaches that improve theQof on-chip inductors
substantially rely on modifying the semiconductor manufacturing process itself. A
few examples are
Use of high resistivity substrates reduces the coupling between the metal turns
and the substrate.This reduces the substrate losses since the substrate is
essentially being made an open circuit.
The coupling between the metal turns and the substrate can also be reduced
by etching a pit in the silicon substrate just below the inductor turns [19].
Another approach that does not require changes in the semiconductor process and
still eliminates the substrate losses is the use of patterned ground shields [1].In
this approach the substrate is essentially being made a short circuit by inserting a
ground plane at theSi/Si02interface. The approach of making the substrate an
open is however more attractive since it also eliminates the effect of C0which is
present when the substrate is shorted.
In a number of cases the process cannot be modified. The designer is faced
with the challenge of designing the inductor with the bestQin the given process
that meets the required specifications. One of the most important issues that one
faces when designing an inductor is that for a given value of inductance there exist
a number of layouts that will meet the inductance specifications. Only one of these
layouts, however can give the best value forQ.Finding the optimum layout over the
design space is often time consuming and tedious. Using ASITIC [17] as the electro-
magnetic engine, we have developed a tool that helps the inductor designer get close
to this optimum layout easily. ASITIC is an electro-magnetic inductor analysis and36
design tool from UC Berkeley.It can quickly determine the Q factor and the pi
model associated with a particular inductor layout. The inductor optimization tool
works as follows. The user is required to supply a required inductance value (L)
along with a tolerance within which the user would like the inductance value to
be and the frequency of operation(fo).The tool then searches for various inductor
geometries that satisfy the inductance value and tolerance specifications and returns
the geometry that yields the highest Q factor. This procedure is shown in Fig. 4.4.
Fig. 4.5 shows the result of a search by the tool for the optimum layout of a 3nH
Specifications from user (L,f0,Tolerance)
Oenratioi of appropriate
:.:.ctcASlT1cLJ
Asitic generates Our framework
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Return of the layouuba
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has highest Q
Figure 4.4. Inductor design tool flow.
inductor. The figure only shows four geometries to illustrate the working of the
tool, many more geometries are searched by the tool in practice. In the example of
Fig. 4.5 the tool would pick the inductor with a Q of 3.7 and report it as the one
having the optimum layout.Q=37
130u
Q=16
144u 2Z4u
L=3 nH
Figure 4.5. Inductor tool output.
Q=336
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375. ANALYSIS AND DESIGN OF CMOS RF LNAS WITH ESD
STRUCTURES
This chapter presents an analysis that accounts for the effect of standard ESD
structures on critical LNA specifications of noise figure, input matching, and gain. A
common-source-cascode CMOS RF LNA is used for this analysis. The analysis has
been validated with SpectreRF simulations for a 0.25-pm CMOS process. Design
techniques are also proposed for designing LNAs with ESD protection.
5.1. Introduction
CMOS RF low noise amplifier (LNA) designs typically do not take the on
chip ESD structures into consideration during the design process [5][21].Since
the ESD structures affect critical LNA design specifications like input matching,
noise figure (NF) and gain, it is important that their effects be accounted for in the
design. Designing the LNA without considering the ESD protection not only gives
very optimistic results but is also not realistic since all commercial chips have ESD
protection on them. Only recently [22]- [24] are ESD structures being incorporated in
the design. However, a complete analysis of LNA performance with ESD structures
is not available.
A new ESD protection scheme has been proposed in [23] that claims to over-
come a number of disadvantages that standard ESD protection schemes featuring
two clamping devices have. The disadvantages are due to the additional capacitance
as shown in Fig. 5.1. This capacitance C is partly due to the standard ESD
structures and partly due to the bond pads and package pin parasitics. The new
ESD scheme in [23] however raises a number of concerns. Firstly, duringan ESD
event the input gate voltage rises to a maximum of 5V which is very close to the
oxide breakdown voltage. This problem becomes severe with scaling as the break-39
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Figure 5.1. Schematic of the LNA used for analysis and simulations.
down voltage reduces. In that case a standard ESD protection might be the only
alternative.Secondly, the on chip inductor introduced to tune out C, raises the
NF due to its associated series resistance. For lower frequency of operation where
a larger inductor value is required, the NF would increase appreciably. Hence, our
focus is on standard ESD protection schemes.
We have studied the effect of standard ESD structures on the performance,
specifically input matching, NF, and gain, of two common-source-cascode LNA cir-
cuits with inductive degeneration [5] operating at 1.2GHz and 2.4GHz, respectively.
We have analytically determined the effect of ESD structures on the input match-
ing, NF and gain of these LNAs and have validated our analysis with simulations.
In Section 5.2 ESD modeling issues and LNA design details are described. Section
5.3 presents an analysis that accounts for the effect of ESD structures on input
matching, NF and gain of the LNAs, then compares the results of the analysis with40
simulations and also gives intuitive explanations for the observed trends. Section
5.4 proposes new design techniques for LNAs with ESD protection.
5.2. ESD Modeling and LNA Design Parameters
5.2.1. ESD Modeling
The complete circuit diagram of the LNA used in this paper is shown in
Fig. 5.1. The ESD structures have been modeled with a capacitance C and ideal
inductors have been used to simplify the analysis. Standard ESD protection schemes
typically have either junction diodes or MOSFETs with grounded gates (which also
act as diodes) serving as clamping devices in case of an ESD event [28].During
normal operation these diodes are reverse biased which implies that they have a
depletion capacitance associated with them. Thus, part of C is due to the ESD
structures. The remaining contribution to C comes from the bond pads. The cur-
rent carrying capability of these devices and hence the level of ESD protection is
directly proportional to the area of these devices [28].Since the capacitance also
increases proportionally with area, it is reasonable to expect that an increase in
the level of ESD protection will result in a proportional increase in the capacitance.
Standard ESD structures typically have C 0.5 pF [27].Note that a capaci-
tance with a resistance in series [21] is a more accurate model for the ESD pad.
The main contributors to this resistance are the input bonding pad and the ESD
structure. However, the former can be decreased by using a grounded bonding pad
[21] [22] while the latter is intrinsically limited because of the requirements of the
ESD structure [22]. Hence the modeling of the ESD structure with a capacitance is
realistic.41
5.2.2. LNA Design Issues
The transistor sizes were determined using the procedure described in [5]
without accounting for Ci,. The sizes of Ml and M2 were designed to be the same
in the 1.2 and 2.4 GHz LNAs. This was done to facilitate a dual-gate layout [21].
Induced gate noise was included in both the analysis and simulations according to
the procedure described in [5]. Excess drain noise was not included in the analysis
or simulations since we were using twice the minimum channel length forM1and
M2. The bias current through the transistors was 3 mA in both the LNAs.
5.3. Analysis and Results
5.3.1. EffectofESD Protection on the Input Matching
To analytically determine the input matching (S11) as a function of C,,, the
small-signal model shown in Fig. 5.2 was used. Note that the noise sources in Fig. 5.2
Cgd1/
CsfrVm1
Figure 5.2. Small-signal circuit used for input matching and noise figure calculations.42
are not included for the calculation of S11. They are used for NF calculations only.
S11was determined using
I Re(Z) I
(5.1) 811= 2Olog
IRe(Z) + Zo I
where
Zifl=BC'
Z0=50Q,
A = 9rn + s(gL5 + C9d) + s2L5gm(Cgd + C95)
+ S3(LSC9dCYS)
B = Cp(sgm + s2(gL5 + C9d)
+ s3 (C9d +Cgs)(Lsgm))
C = S(gm(Cgs + 2C9d)) + S2 (Cgd(gnLs + C95))
+ s3(L5CgCg5gm)
andYmis the transconductance of M1,C9dis the gate-drain capacitance of M1, and
C95is the gate-source capacitance ofM1. L9was determined using
LIm(Z)
9- wo
(5.2)
The results of the above analysis for input matching are shown in Fig. 5.3. The
figures also contain simulation data for comparison. The analytical and simulation
curves in Fig. 5.3 agree with each other with a maximum deviation of 2 dB in the
region of practical interest(S11-10 to -12 dB). The analysis is used to gain insight
into the behavior ofS11as a function of Cp and not to exactly predict its value. We
shall first describe the utility of these curves as a design aid and then discuss the
insights obtained from observing the trends in these figures.
The curves in Fig. 5.3 can be used for designing the input matching network
for a particular value of ESD protection. From the Sli vs. L3curves the value ofL543
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Figure 5.3.S11 vs.L3 curves to determine the L2required for input matching for
a given value of C, andS11specification. (a) 2.4 GHz LNA. (b) 1.2 GHz LNA.L9
vs.L3 curves to determine the L9, required to tune the input matching for a given
value of C,, and L3. (c) 2.4 GHz LNA. (d) 1.2 GHz LNA.44
that gives a desired value of Sli for a particular C,, can be determined. Then using
theL9 vs. L8curves theL9value corresponding to the L3value can be computed
which completes the input matching.
Consider Figs. 5.3(a) and 5.3(b). As C increases the value of L3needed to
achieve the sameS11increases. This is because an increase in C makes the input
impedance more capacitive and hence more L3is needed to counteract this.L9does
not play a role in the input match and is used only to tune the input matching to
the desired frequency. This however is not the best solution always as we shall show
later in this chapter.
C ultimately limits the input match which means that we would not be able
to match the input to 50Q irrespective of the value ofL3.This statement holds only
if we are trying to match the input with a single gate inductor. If a more elaborate
matching network is used, input matching can be restored. The limiting effect of C
on the input matching can be explained using the expression forRe(Z).From Eq.
(5.1) ignoring Cd one obtains
where
WTL
Re(Z2)B+C
(5.3)
B(i+c(
1wL))
c =(cwTwOL3)2
WT =
Cgs
andw0is the frequency of operation.
The curves in Fig. 5.4 show the behavior ofRe(Z)for two different values
of C for the 1.2 GHz LNA. For a given value of C as L3increasesBdecreases
and C increases. This keeps the denominator nearly constant initially andRe(Z2)45
Figure 5.4.Re(Z)as a function of L3for different C for the 1.2 GHz LNA.
increases withL3.As L5increases further however, the C term becomes dominant
and Re(Z2) tends to level off since both the denominator and numerator increase
withL3.EventuallyRe(Z)starts to decrease as L3increases. Note that for a given
L3,both the C and B terms increase as C increases. This implies that theRe(Z1)
vs. L3curve shifts down as C increases. If C,, is large enough the curve is shifted
down such that its maximum value is less than 5O1 implying that irrespective of
the value of L3a 5Omatch is not possible. A similar trend is observed for the 2.4
GHz LNA.
Another key observation is that the input matching of the two LNA circuits
gets limited at different values of C. This is expected since the impedance of C is
frequency dependent and decreases asw0increases. The above observation suggests
that to maintain the input matching for this LNA topology usinga single gate
inductor, the maximum achievable ESD protection decreases as the frequency of
operation increases.rir
5.3.2. EffectofESD Protection on the Noise Figure
NF as a function of C was determined using the small-signal model shown
in Fig. 5.2. The drain noise of M2 was modeled with a approach similar to the one
given in [25]. The noise figure can be approximated as:
where
N9M1+NdM1+NdM2 NF=1+ (5.4)
N3
N3= noise power due to the 50Q source resistance
N9M1 =induced gate noise power of Ml
NdM1= drain noise power of Ml
NdM2= drain noise power of M2
The noise powers above are expressed in terms of the mean square values of the
output short circuit noise currents for each contributer. The expressions for the
above contributors to the noise power are given in Appendix A.
Fig. 5.5 shows the variation of the NF as a function of C for the two LNAs.
From Fig. 5.5 we see that although the analytical NF has a maximum deviation
of about 0.5 dB from the simulated NF for both LNAs, the trend in NF variation
with C,, is well captured by the analysis. Thus, it can be used to obtain information
such as the range of C,, for which the NF will remain relatively constant and the
increase in NF with C,.To explain the behavior of the NF as a function of C,, we
will examine the effect of C,, on the various noise contributers. From Fig. 5.6(a),we
have:
(5.5)
when C,, increases. The following notation has been used in this subsection.
Z=Z2±z, (5.6)U.z
C(PF)
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Figure 5.5. NF as a function of C for the 1.2 GHz and 2.4 GHz LNAs. The analytical
results are compared with simulations.
where L, is the change in Z, which is the impedance looking in the directions
referred to in Fig. 5.6 and is positive.
Z1decreases becauseL9decreases and C increases.Z2increases as
increases since an increase in theL3value is required to maintain the input match.
The noise current throughC93is then given by:
1
=1 +
(5.7)
This equation shows that the output noise current due to the source tends to decrease
with an increasing C. Recall from Eq. (5.4) thatN8is proportional to the mean
square value of the output short circuit noise current. Thus, the output noise power
due to the source tends to decrease with increasing C. Now consider Fig. 5.6(b).
Using similar arguments as above, the noise current throughC98is given by:
1
= igl
+
Z4+z4 (5.8)
The output noise power due to the induced gate noiseN9M1also tends to decrease
with increasing C. Lastly consider Fig. 5.6(c). As C increases we have:
Z=Z5z5Z=Z6+6 (5.9)z2 rm -
Cjv
10.11
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Figure 5.6. Circuits depicting the behavior of noise sources with C. (a) Behavior of
source noise. (b) Behavior of gate noise. (c) Behavior of drain noise.49
The noise voltage acrossCgsis given by
1
V = (ij,gmV)Za Z6+z6 (5.10)
ThZ5i5
After some simplification we obtain:
where
Zb
V Zdn
+YmZb
(5.11)
1
Zb = Za
+6+6 (5.12)
Z5 -L5
andZais the impedance of C93. The output noise current is given by
= dngmV (5.13)
From the above equations it can be seen that Z decreases as C increases. Thus, the
noise voltage acrossC93due to the drain noise tends to remain constant ifYmZb>> 1
and tends to decrease when gZ is comparable to 1. For all practical cases gZ
is well above 1. Hence, it is reasonable to expectNdM1to remain nearly constant
as C increases. We would also expect the output noise power due to the cascode
transistor drain noise, i.e.,NdM2to be constant to a first order as it is not affected
by C. The above observations have been validated with simulations as shown in
Fig. 5.7. In this figure, the source and gate noise decrease while the drain noise tends
to remain constant as C,, increases. Now consider the effect of C,, on the overall LNA
NF. From Eq. (5.4), we defineNas:
N N9M1+NdM1+NdM2 (5.14)
Thus,Nis the noise power due to all noise sources except the 50Q input source
resistance. Hence, the NF expression becomes:
NF=1+E (5.15)I
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Figure 5.7. Power of noise contributers vs. C.(a) 2.4 GHZ LNA. (b) 1.2 GHz LNA.51
In Fig. 5.5, As C increases initially the NF tends to remain nearly constant and
then increases with C. To explain this trend we will use the previous discussion
on the effect of C on the various noise contributions as a vehicle. We note that
initiallyN9M1is the dominant term inN.We also note that bothN9M1and N3
tend to decrease as C increases. Thus, the NF will tend to remain constant initially.
However, as C increases the drain noise, i.e.,NdM1becomes the dominant term in
N.SinceNdM1remains relatively constant and N3decreases with increasing C the
NF increases.
Note that the NF remains constant for the 1.2 GHz LNA for a higher C,,
than for the 2.4 GHz LNA. This is due to the lower impedance of the C,, branch
at higher frequencies which leads to a more rapid decrease in bothNgM1and N3
for the 2.4GHz LNA. This results inNdM1becoming the dominant factor inNfor
a lower value of C,, when compared to the 1.2 GHz LNA. Thus, the NF starts to
increase at a lower value of C,,. Also note that the rate at which the NF increases
is higher for the 2.4GHz LNA. This again is due to the more rapid decrease in N3
for the 2.4GHz LNA. Thus, at higher frequencies the NF requirements could limit
the maximum achievable value of ESD protection. Recall that the input matching
requirements also led to a decrease in the maximum achievable ESD protection as
the frequency of operation increased.
The LNA in [22] has 1.5KV ESD protection which would imply a C,, value
much lower than O.5pF. Also, there is no significant increase in NF for the 1.2GHz
LNA up to O.5pF of C,,. Thus, the NF of the LNA in [22] is not significantly affected
by the ESD structure. The challenge is in designing LNAs that have large ESD
protection specifications and operate at higher frequencies.52
5.3.3. Effect of ESD Protection on the Gain
Fig.5.8shows the variation of LNA gain with C for the1.2GHz LNA.
Note that the gain values for various C have been normalized to the gain value for
C
C,
V
E
0z
G(PF)
Figure5.8.Normalized gain vs. C, for the 1.2 GHz LNA.
= 0. The gain is proportional to the square of the output current, its exact value
depending on the output stage used. Eq. (Al) in Appendix A has been used to
calculate the normalized power gain. A tapped capacitive impedance transformer
has been used at the output to match the output to50for both the LNAs. The
analytical and simulation results agree with each other within 1 dB. The gain de-
creases with increasing C. This is because C shunts some of the signal current,
reducing the current flowing through theC93of Ml which in turn reduces the gain.
A similar trend is observed for the 2.4 GHz LNA.53
5.4. LNA Design with ESD
In this section we discuss design strategies that can be used to improve the
performance of the common-source-cascode LNA when incorporating ESD protec-
tion. The tradeoffs that are incurred when using these strategies are also described.
We have shown that the NF increases after a certain value of C because of
the drain noise becoming the dominant factor. The approach in [5] aims to optimize
the noise performance of the LNA by choosing the width of the device such that
the gate and drain noise are in a certain proportion. Extending the approach, for
a given value of C we choose a device width smaller than the width obtained by
the technique mentioned in [5] so that the drain noise reduces and the gate noise
increases.This will restore the proportion/ratio between the gate and the drain
noise, lowering the noise figure. The simulated NF for the 1.2 GHz LNA with a
smaller width is shown in Fig. 5.9, and an improvement in the noise figure is seen.
Determining the proper device width for a given value of C, must be done with
the aid of simulations. The drawback of this technique is that it limits the input
V
U-z
C(PF)
Figure 5.9. NF vs. C for the 1.2 GHz LNA for two different device widths. A
reduction in NF is observed for the reduced width.54
matching to a lower value of C. This implies that the maximum ESD protection that
the circuit can handle is decreased. This trend can be explained from Eq. (5.3).WT
decreases as the device width is decreased for a constant current through the device
and the B in Eq.(5.3) term increases due to a decrease inC93.This translates
into the numerator decreasing and the denominator increasing in Eq. (5.3). Hence,
Re(Z)falls decreasing the input match.
To increase the maximum amount of ESD protection that the circuit can
handle and still be able to match the input the following technique can be used. The
gate inductor is split between an on-chip inductor(L) and an off-chip inductor(L9).
So far, we have assumed that the gate inductor has been realized off-chip. To see
how this helps, we refer to Eq. (5.3). In theBterm, L3is now replaced by L3+ L.
Thus theBterm reduces, increasing Re(Z2) and helping the input match. The
introduction of an on-chip inductor however will increase the noise figure because of
its finite Q. Another concern is that its substrate capacitance will augment Ci,. Thus
there is a limit beyond which this technique will not be useful. We redesigned the
2.4GHz LNA with an on chip gate inductor and found that the input matching could
be extended by about 200 fF of Ci,. This roughly translates into approximately 1
KV of extra ESD protection [28]. There was an increase in the noise figure of 0.3
dB. This technique will be very effective in processes that provide high-Q on chip
inductors.56
The core design of LNANE, i.e., the active devices and the bias are the same as for
LNAE. Only the input and output matching network component values have been
modified to maintain a center frequency of 2.4 GHz. The purpose behind making
the design of LNANE nearly similar to that of LNAE is to gauge the effect of ESD
protection on the LNA performance. The top left corner of the chip is the site of
another 2.4 GHz LNA design with ESD protection (referred to as LNAG hereafter).
The difference between LNAG and LNAE is the following. While LNAE has no on-
chip spiral inductor at the gate of the input transistor, LNA has an on-chip spiral
inductor at its gate. This modification was motivated by the observation in section
5.4 that an on-chip gate inductor reduces the burden of the off-chip matching and
can result in a simpler off-chip matching network. The final block to be considered in
the chip is a noise generator which is located in the right-bottom corner of the chip.
This noise generator was supplied by Texas Instruments Inc. (TI) and is included
in this chip for studying the effects of noise coupling on the LNAs.
6.1. Design and Layout Considerations
6.1.1. LNA Design in a System On Chip (SOC) Environment
Several factors affect the design and layout of an LNA when it is a part of
an SOC. Fig. 6.2 shows a representative floor plan for an integrated receiver. As
can be seen from Fig. 6.2 the chip consists of many blocks. Thus, the selection of
the package and relative placement of the blocks cannot be influenced by just one
block. In fact, the package selection may be influenced by economic factors more
than design issues. In the context of the LNA design this implies two things. First,
the placement of the LNA block which influences the pins that the LNA canuse and57
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Figure 6.2. Floor plan of a representative integrated receiver
second, the number of pins that the LNA uses, both may not be under the direct
control of LNA designer.
The above mentioned two issues are important for the following reasons. The
first issue is important because the LNA interfaces with the chip boundary. This
means the matching is affected by bond wires. Thus, control of the bond wire length
(which in turn depends on the pin used) is desirable but not always possible. The
importance of the second issue may be illustrated as follows. From Chapter 3 we
know that the real part of the input impedance of an inductively degenerated LNA
is given as
Re(Z) =R9 + WTLS, (6.1)
If the process has a high WT then a low value of L8is required for input matching.
A low value of L3implies that a number of pins might be needed in parallel which
can lead to a conflict with the maximum number of pins allowed. The conflict can
be resolved either by moving to a different architecture or accepting performance58
degradation, which can be compensated for in another part of the system. Thus,
we see that in the case of an LNA which is a part of an SOC, the design space is
restricted even before we begin the design of the block per se.
6.1.2. Coupling Between the Design and Layout Phases
In RF design unlike low frequency design, significant coupling exists between
the layout and design phases. In the GHz range even a small piece of intercon-
nect contributes significant parasitic inductance. Fringing and overlap capacitances
which are insignificant in low frequency operation can be significant at RF. Both
the parasitic inductances and capacitances can modify impedances, disturb matching
networks and lead to increased noise coupling. To make sure that the silicon results
are in tune with the design simulations either the parasitics must be minimized or
if significant parasitics exist, they must be accounted for in the design.
Ideally we would like a compact layout that minimizes unnecessarily long
interconnects and reduces the parasitics. However, it might not be possible to do
this always. The pin count might be large due to design considerations making long
interconnects a necessity. In such cases the layout should be done such that long
interconnects appear in paths that are not affected by parasitics significantly and
the design as always must account for the parasitics. For thisreason design with
some knowledge about the layout must be done beforehand. This requires some
iteration between the design and layout. A representative design procedure would
be
Get a rough design done knowing the placement of the LNA in the SOC and
the pins to be used.59
. From the knowledge of the component sizes and the pins used in the design,
do a rough layout, which means just enough to know the interconnect lengths.
. Estimate the interconnect lengths from the layout, model them as transmission
lines and use them in the design.
Check if the design meets specifications and iterate if necessary.
Another factor that affects the layout indirectly is the mutual coupling be-
tween the pins of a package. Mutual coupling between pins is usually undesired.
First, it leads to noise coupling and second, it manifests itself in an undesirable
fashion in parallel bond wires used to lower the overall self-inductance of a connec-
tion [29].For two such wires, the equivalent inductance is equal to(L +M)/2,
where M denotes the mutual inductance, rather than L3/2 [29]. Usually a ground
pin is inserted between two such bond wires or the two wires are connected perpen-
dicular to each other. Fig. 6.3 shows how the interposing of a ground wire between
two VDD bond wires helps reduce the mutual coupling. From Fig. 6.3 (a) we see
a)
Figure 6.3. Reduction of coupling between bond wires.60
that there is a reinforcement of fields when the currents are in the same direction
which results in the inductance of(L3+ M)/2 rather than L3/2. Fig. 6.3 (b) shows
that when a ground wire is placed between two such wires, the fields tend to push
each other away maintaining their original flux contributions. This reduces M to
negligible values.
6.2. Design of the LNAs
The simplified schematics for LNAE and LNAG are shown in Fig. 6.4. The
LNANE schematic is the same as for LNAE except that it has no ESD protection.
The layout for LNAis shown in Fig. 6.5. Since the core design is the same for
all the three LNAs we shall use LNAG as the representative vehicle for illustrating
the design principles.The LNAs have been designed in a 0.l5pm CMOS process
with six metal layers. Power consumption was the most important constraint on the
design. The current through the two transistors M1 andM2 (Idd)was to be kept
under 3mA. The theory of Schaeffer and Lee [5] was used to calculate the width of
M1, which turned out to be 300pm. Another important constraint on the design
was to avoid using more than 12 pins for one LNA. Also the package available was a
TQFP 48 pin package. The value ofL3required for input matching necessitated the
use of 5 bond wires/pins in parallel. Four pins were needed for the RF input, RF
output and two VDDs respectively. This left three pins free that could be used as
ground pins. Six pins each on adjacent edges of the chip are used, instead of using
12 pins from a single edge. Using 12 pins from a single edge results in extremely
long interconnects and an inefficient layout. Using six pins each on adjacent edges,
apart from requiring shorter interconnects also lets the 5 pins required to realizeL8
to be split between the two edges as shown in Fig. 6.5. This reduces the mutual
coupling between these 5 bond wires without the need for an interposing ground61
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Note that an on-chip spiral inductor has a much higher Q thana simple straight
line interconnect of the same length because of the mutual coupling between the
spiral segments. This mutual coupling boosts the inductance resulting inan increase
in Q. If we do not placeLdclose to VDD and M2 close toLd,we introduce long
interconnects in the layout which degrade the Q of the inductor. Thesame argument
holds on the input side as well. We would like Ml to be close toL9and Lg close to
the input. Thus, we would like Ml to be close to the input and M2 to be closeto
VDD.
As seen from Fig. 6.5, the input pin and the VDD pinare placed far apart
in the layout. This implies that Ml and M2 would be placed far apart in the layout
too. From Fig. 6.4 it is observed that the source of M2 and the drain of Mlare tied
together. This results in a long interconnect between the drain of Ml and thesource
of M2. Fortunately, this does not result ina significant noise figure degradation.
The NF does not degrade because the resistive interconnect parasiticssee a low
impedance looking up the source of M2. The above layout isan example that shows
how performance degradation can be avoided by placing long interconnects in paths
that are fairly insensitive to parasitics. Another issue that arises when Ml and M2
are placed apart is how to make the substrate of both Ml and M2 have the same
potential. The problemistackled by placing a large ground planewithvery low
inductance and resistance between Ml and M2as shown in Fig. 6.5.
The size of the cascode device M2 is often chosen to be thesame as that of
Ml [6] [21]. This is done for the following reason. A large device size for M2helps
suppress the Miller effect by lowering the gain of common-source stage consisting of
Ml. This choice however, results ina large parasitic capacitance at the source of
M2, which in turn leads to a large noise contribution from M2at high frequencies.
A small device size for Ml on the other hand, while reducing the noisedue to M2, is
not effective in suppressing the Miller effect. Thus, it iscommon to choose M2 to be64
of the same size as Ml since it adequately suppresses the Miller effect. The parasitic
capacitance at the source of M2 is reduced by merging the source and drain of M2
and Ml, respectively.
Choosing the size of M2 to be equal to Ml and merging theirsource and
drain respectively imposes however, two important constraints on the designspace.
It fixes the drain inductor value for a particular frequency of operation and the
layout of Ml and M2 must be next to each other. We have seen that it is not always
possible to place Ml and M2 together, which is the case in the designs in this thesis.
The constraint on the drain inductor value also needs further attention. Inmany
cases, the required value of the inductor might not exist in a design library. Also, a
large drain inductor is often desirable to maximize the gain of the amplifier. How
the inductor value affects the gain can be seen from the following equation.
wL2 wgL2
Gain o oc Q2RS °R
R8 °c
R8
(6.2)
Fig. 6.6 explains the notations ofL, R8and1-4andw0is the frequency of operation.
R8almost increases linearly withL.Since the gain is proportional toL2and inversely
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Figure 6.6. Series to parallel transformation ofa non-ideal inductor65
proportional toR8, asLincreases, the gain increases.
Since Ml and M2 have been placed far apart for reasons mentioned earlier,
the capacitance of the cascode node cannot be reduced by merging the source/drain
of M2 and Ml respectively. We reduce the size of M2 to reduce the capacitance at
the cascode node. The size of M2 has been chosen to be about 40% of the size of
Ml rather than equal to M1.The question that follows is whether this enhances the
Miller effect. Simulations show that no significant performance degradation occurs
if the size of M2 is more than about 40
The issue of number of fingers(N)for Ml and M2 is addressed now. The
tradeoff is between the poly gate resistance and the capacitance at the drain/source
node for each transistor.Higher values of both the poly gate resistance and the
capacitance degrade circuit performance. As N increases, the poly gate resistance
reduces while the capacitance increases.Hence, there exists an optimum.It is
mentioned in [20] that the gate bulk capacitance of the gate contact pad (C9) also
increases withN.Thus, the tradeoff between poly gate resistance and capacitance
must includeC9in addition to the drain/source capacitance.In our case only
the drain/source capacitance have been taken into account since at the time of the
design the impact ofCgbpwas not appreciated. In our case theNthat sets the noise
due to the poiy gate to approximately 1/15 times the channel thermal noise was
found to be near optimum. Mathematically, the condition is givenas
/ WR8h1l/
4kT
LN2 i m
(6.3)
where is the resistance due to one finger of the MOSFET. Since there areN
fingers in parallel, the total resistance of the due to the polysilicon gate becomes
W2
.The factor 1/12 is due to the double sided contacts as mentioned in Chapter
2.66
The parasitic resistance associated with the input bond pad typically de-
grades the NF. A common technique used to eliminate this deleterious effect of the
parasitic resistance is to use a ground shield [21]. The ground shield is a metal
or poly layer underneath the bond pad which is connected to ground. As shown in
Fig. 6.7, the ground shield cuts the parasitic resistance off. The ground shield should
be realized with the lowest metal layer or the poly layer to minimize the capacitance
associated with the bond pad. However, this is not possible in most cases since the
ESD protection circuitry usually resides under the bond pad and utilizes the poiy
layer and one or two metal layers. This forces one to use the higher metal layers for
realizing the ground shield which increases the input bond pad capacitance leading
to a performance degradation. Thus, one should always check if it is worth having
a ground shield. For the designs in this thesis ground shields on the third metal
layer have been used. The performance of the LNAs was found to be better with
the ground shield.
Figure 6.7. Use of a ground shield for preventing performance degradation.67
6.3. Simulation Results
The simulated s-parameters and NF of LNAE, LNANE andLNAGare shown
in Fig. 6.8. The simulations were done with a package model for the TQFP 48
pin package provided by Texas Instruments. The NF andS21ofLNANEis better
than that ofLNAEwhich is consistent with the trends observed in Chapter 5. The
performance of LNA is considerably worse than that of LNAE. This is due to the
fact that the on-chip gate inductor used in LNA has a quality factor of about 10.
The use of an on-chip gate inductor has a negligible effect on the LNA performance
only when the Q of the on-chip gate inductor is around 20-25.70
Components in the signal path which are to be connected together must be
placed as close as possible on the board. This is to avoid any unwanted trans-
mission line effects due to the connecting traces (ideally the traces should be
shorts). If the traces are not small enough they will affect impedance match-
ing. Components, however, must not be placed so close that soldering becomes
impossible.
RF input and output traces must be well isolated to avoid any coupling prob-
lems. Vias must be used to provide good grounding.
The spacing between adjacent connectors (SMA, SMC etc.) must be chosen
such that during testing there is no problem in connecting both the connectors
simultaneously with cables.
7.2. Measurements
The die photograph of the chip is shown in Fig. 7.2.Only measurement
results for LNANE and LNAE are reported here. Due to some fabrication related
problemsLNAGcould not be adequately characterized.
7.3. S-Parameter Measurements
The measured s-parameters of both LNANE and LNAE are shown in Fig. 7.3.
The measured s-parameters do not match the simulated s-parameters because the
package model used in the simulations under estimates the lengths of the bond wires
and package leads. This implies that the chip had more inductance between all the
nodes connected to bond pads and ground, bond pads and supply and bond pads
and input/output ports on the board. Comparison of the measured and simulated
results also point to this excess inductance. Since L3(degeneration inductance at(a)
(c)
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Figure 7.3. Measured performance ofLNAEandLNANE.(a)S11(b)S21(c)822(d)
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at 2.46 GHZ. Since excess degeneration does degrade the NF, A lower value of NF
can be expected for both the LNAs with lower degeneration. A value of 'y2 has
been used in the simulations to take the excess drain noise into account. Since the
simulated and measured NF show a good match, it is reasonable to assumea 'y of
around 2 for this process. It is suggested in [30] that as CMOS devices scale,'y and ö
increase. However, the correlation coefficient between the gate and drain noise also
increases, offsetting the the increase in 'y and ö. In other words, an increase in the
correlation coefficient results in lowering the effective value of 'y and 6. Irrespective
of the reason for the relatively low value of 'y, it is clear that NF definitely tends to
improve with scaling establishing submicron CMOS as a serious contender for low
noise systems.
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Figure 7.4. Measured NF of LNAE and LNANE.74
7.5. Linearity Measurements
The measured 11P3 of both LNANE and LNAE is shown in Fig.7.5.An
11P3 of2.4dBm has been measured for LNAE and an11P3 of -2.2dBm has been
measured for LNANE. The11P3 ofLNAE is better thanLNANEbecauseofthe
lower gain which makes LNAE more linear.
7.6. Performance Summary
The performanceofthe LNAs has been summarized in Table7.6.A corn-
parison with recently published LNAs has also been provided. To compare LNAs
operating at different frequencies we have used three figureofmerits (FOMs)
821 (linear)_f FOM1- (7.1)
(F1)PdC(mW)
01P3(mW) FOM2 = (7.2) P(mW)
FOM3 =101og(100* FOM1 * FOM2). (7.3)
All the three FOMs have been defined in [31]. FOM1 however has been modified in
our case to take into account the frequencyofoperation.forepresents the operating
frequency normalized to 1 GHz. FOM3 is the figureofmerit that quantifies the
overall LNA performance. From Table7.6it is can be seen that the LNAs in this
thesis have the best reported overall FOMs. The FOMs exceed those of even bipolar
LNAs clearly suggesting that submicron CMOS technology is a serious contender
for integrated RF transceivers. An important point to observe is thatLNAEin this
thesis is operating at 2.4 GHz where the ESD structures clearly degrade performance.
Both the LNAs in [22] and [31] operate at much lower frequencies and the ESD
structures have a negligible effect on the performance. In [31] simulations with and
without ESD protection have been reported which show that the ESD structures75
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Ref. [32] [32] [33] [22] [31] LNAELNANE
Tech. CMOSSiGe SiGe CMOSCMOSCMOS CMOS
Freq (GHz) 2.45 2.45 1.8 1.23 0.9 2.4 2.46
NF (dB) 2.88 2.86 1.3 0.8 1.2 2.77 2.36
Pdc (mW) 16.2 14 12.15 9 8.55 4.65 4.65
Power Gain/S21
(dB)
15.1 15.9 17 20 13 12.1 14
S11(dB) -14.2 -12.7<-18 -11 -14.2 -19 -18.5
S22 (dB) -20.2 -16 <-25 -11 -27 -20.7 -15.5
11P3 (dBm) 2.2 -2.6 -2 -10.8 -3 2.4 -2.2
HBM ESD (kV) -1.4/0.6-3/2.3±2
FOM1 1.49 1.91 5.41 8.31 1.33 5.59 9.04
FOM2 2.21 1.02 2.6 0.92 1.17 6.06 3.41
FOM3 25.19 22.8931.4928.85 21.9235.30 34.88
Table 7.1. Performance comparison of recently published LNAs.77
degrade the NF by about 0.1 dB and the power gain by about 0.7 dB. In our case
a 2 dB reduction in power gain and a 0.41 dB increase in NF has been observed.
While the LNA in [22] operates at a higher frequency than the LNA in [31] its
ESD protection level is much lower. This implies smaller ESD protection devices
which again would affect the LNA negligbly. Had the gain not degraded due to
excess package inductance, the FOMs for the LNAs in this thesis would have been
higher. Also the LNA in this thesis is packaged in a standard TQFP48 package. This
restricts the choice of bond wires that one can use. One can perform die bonding
manually or bond the die directly to the test board to reduce the parasitics associated
with the package. These choices however are not for commercial integrated circuits.8. CONCLUSIONS AND FUTURE WORK
An analysis has been presented to predict how the LNA input matching, NF
and gain tradeoff with the ESD protection level. Input matching, NF and gain are
shown to degrade with ESD protection circuitry, especially for higher frequencies of
operation. Measurements on two O.l5m LNAs, one with ESD protection and one
without validate the above observations. The two O.l5pm LNAs achieve one of the
best reported performances to date for CMOS LNAs and also surpass a few bipolar
LNAs. Based on this observation submicron CMOS clearly seems to be a serious
contender for integrated RF transceivers.
The design of the ESD structures has not been addressed in this thesis. Fu-
ture work should address the design of optimized ESD structures for RF applications.
The LNA design in this thesis is not optimized for best performance with the ESD
structures. Future work should focus on optimizing the LNA design taking into ac-
count the ESD structures. The effect of ESD structures on digital noise coupling into
the LNA should also be addressed. There has been no quantitative study to date on
how much substrate noise immunity a differential LNA provides over a single ended
LNA. Such a study will be useful. Design of LNAs at higher operating frequencies
would also be an interesting research topic. At higher operating frequencies trans-
mission line effects and coupling issues become more important. High performance
design at higher frequencies then becomes a challenge.79
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APPENDIX A. Output noise currents for the 50Q source, gate and drain
noise contributors.
where
gm/4KTRs
A+B
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